## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re application of:

David Muller, et al.

Serial No.:

N/A

Filed:

Herewith

For:

A SILICON OXIDE BASED GATE DIELECTRIC LAYER

Group No.:


N/A

Examiner:

N/A

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Sir:



## **INFORMATION DISCLOSURE STATEMENT**

Pursuant to the duty of disclosure under 37 C.F.R. § 1.56, Applicant submits this statement. This submittal is made in accordance with 37 C.F.R. §§ 1.97 and 1.98 and § 609 of the Manual of Patent Examining Procedure. The patents, publications and other information herein are listed below and on the attached Form PTO-1449. Copies of the listed references are submitted herewith.

Inventor	<u>Date</u>
Sun et al.	June 26, 2001
Roesner	November 8, 1988.
Kim et al.	April 25, 2002
	Sun et al. Roesner

## References:

Kei-ichi Yamaguchi, Shigeru Imai, Naoto Ishitobi, Masashi Takemoto, Hidejiro Miki, and Masakiyo Matsumura; "ATOMIC-LAYER CHEMICAL-VAPOR-DEPOSITION OF SILICON DIOXIDE FILMS WITH AN EXTREMELY LOW HYDROGEN CONTENT"; June 1998, Applied Surface Science, Vol. 130-132, Pgs. 202-207.

J.W. Klaus, O. Sneh, A.W. Ott and S.M. George; "ATOMIC LAYER DEPOSITION OF SiO2 USING CATALYZED AND UNCATALYZED SELF-LIMITING SURFACE REACTIONS"; June-Aug. 1999; World Scientific, Surface Review and Letters, Vol. 6, Nos. 3 & 4, Pgs. 435-448.

D.A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt & G. Timp; "THE ELECTRONIC STRUCTURE AT THE ATOMIC SCALE OF ULTRATHIN GATE OXIDES"; 24 June 1999; Macmillan Magazines Ltd., Nature, Vol., 399; Pgs. 758-761.

Leonello Dori, Alexandre Acovic, Donelli J. DiMaria and Ching, Hsiang Hsu; "OPTIMIZED SILICON-RICH OXIDE (SRO) DEPOSITION PROCESS FOR 5-V-ONLY FLASH EEPROM APPLICATIONS"; June 1993, IEEE Electron Device Letters, Vol. 14, No. 6; Pgs. 283-285.

J.B. Neaton, D.A. Muller and N.W. Ashcroft; "ELECTRONIC PROPERTIES OF THE Si/SiO2 INTERFACE FROM FIRST PRINCIPLES"; The American Physical Society, Volume 85, Number 6, 7 August 2002; Pgs. 1298-1301.

David A. Muller, et al.; Serial No. 09/773,443 filed on October 2, 2003; "SILICON OXIDE BASED GATE DIELECTRIC LAYER".

Applicant hereby expressly reserves the right to swear behind the effective dates of any of the above Patents and to question the relevance and materiality of the Patents and Publications listed herein, in whole, in part, or in combination, subsequent to filing this Information Disclosure Statement. The Commissioner is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 08-2395.

Respectfully submitted,

HITT GAINES, P.C.

Charles W. Gaines

Registration No.36,804

Hitt Gaines, P.O.

P.O. Box 832570

Richardson, Texas 75083

(972) 480-8800

PTO/SB/08A (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

Inder the Paperwork Reduction Act of 1995, no persons are required to re-	spond to a collection of informat	ion unless it contains a valid OMB control number.		
Substitute for form 1449/PTO	Complete if Known			
	Application Number	N/A		
INFORMATION DISCLOSURE	Filing Date	Herewith		
	First Named Inventor	David Muller, et al.		
STATEMENT BY APPLICANT	Art Unit	N/A		
(Use as many sheets as necessary)	Examiner Name	N/A		

Sheet

Attorney Docket Number | MULLER 7-7

			U. S. PATENT	DOCUMENTS	
Examiner Initials*	Cite No. <sup>1</sup>	Document Number  Number-Kind Code <sup>2 (# known)</sup>	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		<sup>US-</sup> 6,251,800 B1	06 26 2001	Sun et al.	
		<sup>US-</sup> 4,783,238	11 08 1988	Roesner	
		<sup>US-</sup> 2002/0047151 A1	04 25 2002	Kim et al.	
		US-			
		US-	<u> </u>		
·····		US-			
-		US-			
		US-			
	<u> </u>	US-	<u> </u>	-	· ·
	<b></b>	US-			

FOREIGN PATENT DOCUMENTS							
Examiner Cite Initials* No.1		Foreign Patent Document	Publication Date	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages	Π	
		Country Code <sup>3</sup> Number <sup>4</sup> Kind Code <sup>5</sup> (if known)	MM-DD-YYYY		Or Relevant Figures Appear	T	
	ļ						
						L	
						F	
<u> </u>					-	r	
						┢	

Examiner	Date
Signature	Considered

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> See Kinds Codes of USPTO Patent Documents at <a href="https://www.uspto.gov">www.uspto.gov</a> or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST.16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

PTO/SB/08B (08-03)

Approved for use through 07/31/2006. OMB 0651-0031

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

	te for form 1449/PTO			Compl te if Kn wn			
			Application Number	N/A			
INFORMATION DISCLOSURE				Filing Date	Herewith		
STA	TEMENT E	BY A	PPLICANT	First Named Inventor David Muller, et al.			
(Use as many sheets as necessary)		Art Unit	N/A				
	,			Examiner Name	N/A		
Sheet	2	of	2	Attorney Docket Number	MULLER 7-7		

		NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		Kei-Ichi Yamaguchi, Shigeru Imai, Naoto Ishitobi, Masashi Takemoto, Hidejiro Miki, and Masakiyo Matsumura; "ATOMIC-LAYER CHEMICAL-VAPOR-DEPOSITION OF SILICON DIOXIDE FILMS WITH AN EXTREMELY LOW HYDROGEN CONTENT"; June 1998, Applied Surface Science, Vol. 130-132, Pgs. 202-207.	
		J.W. Klaus, O. Sneh, A.W. Ott and S.M. George; "ATOMIC LAYER DEPOSITION OF SiO2 USING CATALYZED AND UNCATALYZED SELF-LIMITING SURFACE REACTIONS"; June-Aug. 1999; World Scientific, Surface Review and Letters, Vol. 6, Nos. 3 & 4, Pgs. 435-448.	
		D.A. Muller, T. Sorsch, S. Moccio, F.H. Baumann, K. Evans-Lutterodt & G. Timp; "THE ELECTRONIC STRUCTURE AT THE ATOMIC SCALE OF ULTRATHIN GATE OXIDES"; 24 June 1999; Macmillan Magazines Ltd., Nature, Vol, 399; Pgs. 758-761.	
		Leonello Dori, Alexandre Acovic, Donelli J. DiMaria and Ching, Hsiang Hsu; "OPTIMIZED SILICON-RICH OXIDE (SRO) DEPOSITION PROCESS FOR 5-V-ONLY FLASH EEPROM APPLICATIONS"; June 1993, IEEE Electron Device Letters, Vol, 14, No. 6; Pgs. 283-285.	
		J.B. Neaton, D.A. Muller and N.W. Ashcroft; "ELECTRONIC PROPERTIES OF THE Si/SiO2 INTERFACE FROM FIRST PRINCIPLES"; The American Physical Society, Volume 85, Number 6, 7 August 2002; Pgs. 1298-1301.	
		David A. Muller, et al.; Serial No. 09/773,443 filed on October 2, 2003; "SILICON OXIDE BASED GATE DIELECTRIC LAYER".	

Examiner	Date	
Signature	Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:

Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.